

October 2001 Revised October 2001

#### 74ALVC16244

# Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The ALVC16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74ALVC16244 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74ALVC16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.65V–3.6V  $\rm V_{CC}$  supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub>

3.0 ns max for 3.0V to 3.6V  $\rm V_{CC}$  3.5 ns max for 2.3V to 2.7V  $\rm V_{CC}$  6.0 ns max for 1.65V to 1.95V  $\rm V_{CC}$ 

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED98
- ESD performance:

Human body model > 2000V Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1:  $\overline{\text{To}}$  ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver


#### **Ordering Code:**

Order Number	Package Number	Package Description
74ALVC16244GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74ALVC16244MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.


Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol




#### **Connection Diagrams**

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

#### **Pin Descriptions**

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
I <sub>0</sub> –I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	OE <sub>2</sub>	NC	I <sub>0</sub>
В	O <sub>2</sub>	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
Е	O <sub>8</sub>	O <sub>7</sub>	GND	GND	I <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
Н	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	ŌE <sub>4</sub>	ŌE <sub>3</sub>	NC	I <sub>15</sub>

#### **Truth Tables**

Inp	outs	Outputs
ŌE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	O <sub>0</sub> -O <sub>3</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inp	uts	Outputs		
ŌE <sub>3</sub>	I <sub>8</sub> -I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>		
L	L	L		
L	Н	Н		
Н	Χ	Z		

Inp	outs	Outputs
OE <sub>2</sub>	I <sub>4</sub> -I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
ŌE₄	I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	Н
н	Χ	Z


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

#### **Functional Description**

The 74ALVC16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE out-

puts are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

#### **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 4)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$ 

Output Voltage (V $_{\rm O}$ ) (Note 5) -0.5V to V $_{\rm CC}$  +0.5V DC Input Diode Current (I $_{\rm IK}$ )

 $V_1 < 0V$  –50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_O < 0V$  -50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC  $V_{CC}$  or GND Current per

Supply Pin (I<sub>CC</sub> or GND)  $\pm$ 100 mA

Storage Temperature Range ( $T_{STG}$ )  $-65^{\circ}C$  to +150°C

# Recommended Operating Conditions (Note 6)

Power Supply

Operating 1.65V to 3.6V Input Voltage ( $V_I$ ) 0V to  $V_{CC}$ 

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$  10 ns/\

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5:  $I_{\rm O}$  Absolute Maximum Rating must be observed, limited to 4.6V.

Note 6: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
Syllibol	Farameter	Conditions	(V)	IVIIII		
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		I <sub>OH</sub> = -12 mA	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		I <sub>OL</sub> = 4 mA	1.65		0.45	
		I <sub>OL</sub> = 6 mA	2.3		0.4	V
		I <sub>OL</sub> = 12 mA	2.3		0.7	٧
			2.7		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	3.6		±10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

## **AC Electrical Characteristics**

Symbol	Parameter	$ extsf{T}_{ extsf{A}} = -40^{\circ} extsf{C}$ to $+85^{\circ} extsf{C}$ , $ extsf{R}_{ extsf{L}} = 500\Omega$								
		C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF				Units
		$V_{CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		$V_{CC} = 1.8V \pm 0.15V$		Offics
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	3	1.5	3.5	1.0	3.0	1.5	6.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.0	1.5	4.6	1.0	4.1	1.5	8.2	ns
$t_{PLZ},t_{PHZ}$	Output Disable Time	1.3	4.0	1.5	4.3	1.0	3.8	1.5	6.8	ns

# Capacitance

Cumbal	Symbol Parameter		Conditions	<b>T</b> <sub>A</sub> = -	Units	
Syllibol			Conditions	v <sub>cc</sub>	Typical	Ullits
C <sub>IN</sub>	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 0 pF	3.3	20	pF
				2.5	20	þг

### **AC Loading and Waveforms**




Table 1: Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{L}$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 1. AC Test Circuit

Table 2: Variable Matrix (Input Characteristics: f = 1MHz;  $t_r$  =  $t_f$  = 2ns;  $Z_0$  = 50 $\Omega$ )

Symbol	V <sub>CC</sub>							
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V				
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V				
$V_{Y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V				
$V_L$	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2				




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

# Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B






#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com